First, let's take a moment to further explore device matching for current mirrors:
We must consider, too that the saturation currents I S are temperature-dependent as well. It turns out that I S can be written
Where E, γ are constants and V G 0 is the bandgap voltage. All I can say here is that if Q 1 and Q 2 are at different temperatures, I 1 ≠ I 2 . End of story. 
Solid-State Circuits
People quote this number as a general indication of how "fast" a transistor is. Generally speaking, it will be easier to design a high-bandwidth amplifier using a transistor with a higher, rather than lower f T . Note that since the output is short-circuited, the Miller effect never comes into play. This causes C π and C µ to be treated equally for the sake of f T , but we know that for real voltage amplifiers C µ can be more painful. Looking at this expression, we can express parts of it in terms of the collector current I C .
We see that in the limit of I C → 0 , f T → 0 , while in the limit of
Below is a sketch of f T vs. I C as predicted by this simple theory; next to it is a graph from a measured device. Now, at last on to the class exercise.
Simple Theory Reality ( β F tends to decay at high currents.) This is a seemingly simple exercise, but tracing things through helps you begin to understand how these things are put together. Now, notice that the input stage is loaded with a current mirror. We know, based on our knowledge of the "simple" current mirror, that I 1 and I 2 are related by
If the two inputs are the same (the differential input voltage is zero), I 1 = I 3 . This means that I 3 ≠ I 2 …which means trouble? Fortunately not. This is one of those cases where the designer relies on the op-amp being in a feedback connection. Take, for example, a follower: In the op-amp on the last page, we expect I 2 < I 3 for zero differential input. Connected as above, though, this would drive the output, and therefore the inverting input, low. When the inverting input is drawn low, it causes I 2 to increase. The system quickly equilibrates to I 2 ≈ I 3 , and if we measure the voltages we might measure something like:
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Solid-State Circuits
Particularly in ICs it is not uncommon to implement an entire op-amp in a single stage. There are many tricks for getting a lot of gain. It is sometimes useful to use cascoding to establish very highimpedance nodes. Input stage that could be used for very high gain:
This concept is more commonly used with MOSFETS, especially in situations when you expect to drive a purely capacitive load.
V BIAS
Impedance looking down here is  βr 0
